|
|
|
Product: |
Synopsys Physical Compiler™ |
|
|
Company: |
Synopsys, Inc. |
|
Type: |
Software |
|
Description: |
Physical Compiler, a key component of Synopsys’ Physical Synthesis solution, enables register-transfer level (RTL) designers to deliver the highest-performance circuits in the shortest time. By unifying synthesis and placement, Physical Compiler offers designers predictable timing closure - from RTL to placed-gates - for their most complex designs. Its proven interfaces to third-party routers allow it to easily plug into an existing design flow. Built upon the industry-standard Design Compiler™, Physical Compiler works seamlessly with Synopsys’ power, datapath, test and DesignWare® solutions. Physical Compiler is being widely adopted by the design community with multiple tapeouts attributed to it. Physical Compiler is enabling customers’ to meet their time to market requirements with significant performance and productivity gains. Leading ASIC vendors have also announced design kit support for Physical Compiler and are using placement handoff to quickly close on designs. |
|
View All Company's Documents
|
| |
|
Related Products: |
ASIC | Circuit Design | Compilers |
|
|
JavaKB Research Library Copyright © 1998-2009 Bitpipe, Inc. All Rights Reserved. Designated trademarks and brands are the property of their respective owners. TechTarget · 117 Kendrick St · Needham, MA · 02494
Use of this web site constitutes acceptance of the Bitpipe Terms and Conditions and Privacy Policy. javakb@bitpipe.com
|
